



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/072,169	02/07/2002	Gregory M. Wright	16159.072001	1320
32615	7590	11/20/2003		
ROSENTHAL & OSHA L.L.P. / SUN 1221 MCKINNEY, SUITE 2800 HOUSTON, TX 77010			EXAMINER MCLEAN MAYO, KIMBERLY N	
			ART UNIT 2187	PAPER NUMBER

DATE MAILED: 11/20/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

## Office Action Summary

Application No.

10/072,169

Applicant(s)

WRIGHT ET AL.

Examiner

Kimberly N. McLean-Mayo

Art Unit

2187

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 05 September 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-36 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-36 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. §§ 119 and 120

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All b) ☐ Some \* c) ☐ None of:  
1. ☐ Certified copies of the priority documents have been received.  
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  
\* See the attached detailed Office action for a list of the certified copies not received.
- 13) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.  
a) ☐ The translation of the foreign language provisional application has been received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

### Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892) 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) ☐ Notice of Informal Patent Application (PTO-152)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449) Paper No(s) \_\_\_\_\_. 6) ☐ Other: \_\_\_\_\_

**DETAILED ACTION**

1. The enclosed detailed action is in response to the Amendment submitted on September 5, 2003.

***Claim Rejections - 35 USC § 103***

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-9 and 19-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Henderson et al. (USPN: 6,446,188) in view of Witt (USPN: 6,240,484).

Regarding claims 1, 3-4, 7 and 9, Henderson discloses a computer system comprising a processor (Figure 2A); a processor (Figure 2A, Reference 204); an object cache operatively connected to the processor (Figure 2A, Reference 210); a memory (Figure 2A, memory coupled to Reference 206; C 4, L 66); a translator to map an object address, (which is generated by the processor using the addressing format of the system [extended address encoding], which embeds [maps] the address into an unused part of a physical address range), to a physical address within the memory, thereby converting operations using the object address into operations using the physical address (Figure 3A, Reference 310; C 3, L 15-20; C 5, L 28-30). Henderson does not explicitly disclose the translator interposed between the object cache and the memory. However, Witt teaches the concept of a translator located between a cache and memory. This feature taught by Witt provides efficiency by performing translations only upon the occurrence of a

Translator  
Fig 1  
Ref 426

Cache 104  
150  
Translator  
Witt's Ref. 164  
memory Ref 101

Art Unit: 2187

cache miss in oppose to performing translations for every memory access. Hence, it would have been obvious to one of ordinary skill in the art to use the teachings of Witt with the system taught by Henderson for the desirable purpose of efficiency.

Regarding claim 2, Henderson discloses the object address comprising an object identification number and an offset (refer to Figure 3A, References 308a – 308c).

Regarding claim 5, Henderson discloses the translator mapping the object address to the physical address using a table (Figure 3A, Reference 316).

Regarding claim 6, Henderson discloses using an extended instruction set (the instruction set of the processor is interpreted as the extended instruction set).

Regarding claim 8, Henderson discloses loading a plurality of cache lines from the memory (when plural cache misses occur, plural cache lines are retrieved from main memory and loaded into the cache memory).

Regarding claims 19-20, 25, 28-29 and 34, Henderson discloses a method for retrieving an object comprising obtaining an object address corresponding to the object (object address is obtained from the virtual address output from a processor); determining if the object address corresponds to a tag in a tag array of a cache and retrieving the object address if the tag corresponding to the object address is in the tag array (C 7, L 10-20); and retrieving a cache line [from main memory]

using the physical address if the object address is not in the tag array and entering the cache line into the cache (when a cache miss occurs a cache line is retrieved from main memory).

Henderson does not explicitly teach translating the object address into a physical address if the object address is not in the tag array using a translator. However, Witt teaches translating an address into a physical address if the address is not in the tag array using a translator (C 10, L 32-58). This feature taught by Witt provides efficiency by performing translations only upon the occurrence of a cache miss in oppose to performing translations for every memory access.

Hence, it would have been obvious to one of ordinary skill in the art to use the teachings of Witt with the system taught by Henderson for the desirable purpose of efficiency. Additionally, regarding claim 28, Henderson and Witt do not teach the above features in a multiprocessor environment. However, it is well known in the art to use multiple processors in a system for the desirable purpose of increased performance and hence, for this reason, it would be obvious to one of ordinary skill in the art to implement the above features in a multiprocessor environment.

Regarding claims 21-22 and 30-31, Henderson discloses the object address comprising an object identification number and an offset (refer to Figure 3A, References 308a – 308c).

Regarding claims 23-24, 26, 32-33 and 35, Henderson discloses an object address, (which is generated by the processor using the addressing format of the system [extended address encoding], which embeds [maps] the address into an unused part of a physical address range), to a physical address within the memory, thereby converting operations using the object address

Art Unit: 2187

into operations using the physical address (Figure 3A, Reference 310; C 3, L 15-20; C 5, L 28-30).

Regarding claims 27 and 36, Henderson discloses loading a plurality of cache lines from the memory (when plural cache misses occur, plural cache lines are retrieved from main memory and loaded into the cache memory).

4. Claims 10-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over in view of Henderson et al. (USPN: 6,446,188) in view of Witt (USPN: 6,240,484) and Frank (PGPUB: US 2002/0178341)

Regarding claims 10, 12-13, 16 and 18, Henderson discloses a computer system comprising a processor (Figure 2A, Reference 204); an object cache connected operatively to the processor (Figure 2A, Reference 210); a memory (Figure 2A, memory coupled to Reference 206; C 4, L 66); a translator to maps an object address, (which is generated by the processor using the addressing format of the system [extended address encoding], which embeds [maps] the address into an unused part of a physical address range), to a physical address within the memory, thereby converting operations using the object address into operations using the physical address (Figure 3A, Reference 310; C 3, L 15-20; C 5, L 28-30). Henderson does not disclose the translator interposed between the cache and the memory nor does Henderson disclose the computer system comprising a plurality of processors operatively connected to the cache. However, Witt teaches the concept of a translator located between a cache and memory. This feature taught by Witt provides efficiency by performing translations only upon the occurrence

Art Unit: 2187

of a cache miss in oppose to performing translations for every memory access. Additionally, Frank discloses a computer system (Figure 3) comprising a plurality of processors (Figure 3, References labeled Computer, such as References 108 and 120); an object cache operatively connected to the plurality of processors (Figure 3, Reference 112). Multiple processors in a system increases the performance of the system by providing multiple processing elements to process data. Hence, it would have been obvious to one of ordinary skill in the art to use the teachings of Witt and Frank with the system taught by Henderson for the desirable purpose of efficiency and improved performance.

Regarding claim 11, the system taught by Henderson, Witt and Frank discloses the object address comprising an object identification number and an offset (Henderson - refer to Figure 3A, References 308a – 308c).

Regarding claim 14, the system taught by Henderson, Witt and Frank discloses the translator mapping the object address to the physical address using a table (Figure 3A, Reference 316).

Regarding claim 15, the system taught by Henderson, Witt and Frank discloses using an extended instruction set (the instruction set of the processors is interpreted as the extended instruction set).

Art Unit: 2187

Regarding claim 17, the system taught by Henderson, Witt and Frank discloses loading a plurality of cache lines from the memory (when plural cache misses occur, plural cache lines are retrieved from main memory and loaded into the cache memory).

***Response to Arguments***

5. Applicant's arguments with respect to the claims have been considered but are moot in view of the new ground(s) of rejection.

***Conclusion***

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kimberly N. McLean-Mayo whose telephone number is 703-308-9592. The examiner can normally be reached on M-F (9:00 - 6:30) First Friday Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Donald Sparks can be reached on 703-308-1756. The fax phone numbers for the organization where this application or proceeding is assigned are 703-746-7329 for regular communications and 703-746-7240 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-2100.

  
**KIMBERLY MCLEAN-MAYO**  
**PRIMARY EXAMINER**

Kimberly N. McLean-Mayo  
Examiner  
Art Unit 2187



Application/Control Number: 10/072,169

Page 8

Art Unit: 2187

KNM

November 16, 2003